INTRODUCTION
Asynchronous circuit theory has been developed in the 1950's [11, 12] . The interested reader is referred to [21] for details concerning the early developments in asynchronous circuit theory, and to [5, 6, 7] for additional motivation and background relevant to the present paper.
Digital circuits have been modeled by Boolean algebra since 1938 [20] ; consequently, binary methods were naturally the first to be applied to asynchronous circuits. When several gâtes are unstable in a circuit, they are "racing" to their new states. It is normally assumed that any subset of these gates can change to their new values, Le., there can be "multiple winners" in a race. One of the central problems in asynchronous circuit theory is to détermine the final "outcome" of races. The early informai binary "race analysis" model [11, 12] was formalized in 1979 [9] as the "General Multiple-Winner" (GMW) model. Hère "gênerai" refers to the fact that no assumptions are made about the gate delays, except that they are finite. A GMW analysis of a race can be exponential in the number of gates.
In 1965, Eichelberger introduced a ternary method for the analysis of races and hazards [10] , building on some earlier work [23] . His algorithm, called ternary simulation, assumes a stable initial state, and is polynomial in the number of gates. Eichelberger established a connection between ternary simulation and the binary methods, but this was done informally. In 1979 Brzozowski and Yoeli [9] formulated a conjecture that ternary simulation is, in a certain sense, equivalent to GMW analysis, provided that all gate and wire delays are taken into account in the GMW model. This conjecture was settled positively by Brzozowski and Seger in 1987 [4] , for the case of a stable initial state.
In this paper we present a generalized ternary simulation applicable to any state, and we prove that the new algorithm is equivalent to GMW analysis.
The paper is structured as follows. Section 2 defines the basic network model, and Section 3 describes the GMW analysis method. An introduction to ternary models is the topic of Section 4. The définition and properties of the new Algorithm A -the first of the two ternary algorithms -are then given in Section 5. The second ternary algorithm, Algorithm B, is then briefly described in Section 6; this algorithm is unchanged. Section 7 discusses some applications of the main theorem. Appendix A gives the proofs of the key results.
NETWORK MODELS
In this section we define a mathematical model of a gate circuit. For additional information concerning gate circuits the reader should refer to a basic text on logic design, for example [8, 13, 14, 16] .
A gate is a physical device intended to implement a Boolean fucntion. It has k ^ 1 inputs and one output. If we apply binary signais at the gate inputs, the output value is determined by the gate type defined by a Boolean function. The two binary values (0 and 1) are realized by two voltage levels (low and high). In reality, a gate signal may also have an intermediate value between high and low; we then assign to this signal a third value $.
We now describe the structural properties of a circuit by a directed graph. A circuit graph is a 5-tuple G = {X, J, G, W, £) 9 where • X is a set of input vertices, labeled Xi, X2,..., X n , • I is a set of mpwf öfe/ay vertices, labeled x\, X2,..., x n , • £? is a set of gate vertices, labeled j/i, yi^..., ?/ r , •Wis a set of wz>e vertices, labeled z\, 22,..., z p , and • S C (Af UIU ö U W) x (J U (? U W) is a set of é?4ges. The input vertices are all of indegree 0, and all the wire vertices have indegree and outdegree equal to 1. The directed graph defined by ((X UÏUöU W), E) must be a bipartite graph with the vertex set separated into two disjoint subsets lUQ and X U W. Note that loops (edges of the form (f, v)) are also excluded.
Given a gate circuit, we obtain its circuit graph as follows. First, there is a vertex (called an input vertex) for every external input X{, and a (gate) vertex for every gate. For every input vertex X% there is an input delay vertex x% and edge from X{ to Xi. For every input i of every gate g in the circuit there is a wire vertex z, and an edge from vertex z to the gate vertex corresponding to g. If i is connected to an external input Xj, there is an edge from the input delay vertex XJ to wire vertex z. Otherwise, if i is connected to the output of gate g\ there is an edge from the gate vertex corresponding to g f to the wire vertex z.
We now turn our attention to the behavior of a circuit. The domain V of a circuit spécifies a set of values for the circuit variables. In this paper we use either the binary domain {0, 1}, or the ternary domain {0, $, 1}.
In order to describe the behavior of a vertex we associated with it a fonction, called the vertex function. For a gate vertex yu the vertex function Y{ maps a wire-vertex state to V, Le., Y{ : V^\ -> £>. This function is related to the Boolean function associated with the physical gate at that vertex. For a wire vertex zi, the vertex function Z{, Z% : pPW^I _> x>, provides the value of the input delay or gate vertex connected to the incoming edge of the wire vertex. For an input vertex XÛ the vertex function, also called Xi, maps a state of the environnement to V. In contrast to the value Xi supplied by the environment, the input delay variable X{ holds the input value "seen" by the circuit.
The vertex functions defined above introducé a distinction between the present value of a vertex variable and the present value of the "excitation" of that vertex variable, Le., the value computed by the vertex function. This vol. 28, n° [3] [4] 1994 permits us to associate a delay with every input, every gate, and every wire in the circuit.
In order to represent the state of the entire circuit, we need to select a set of state variables (or state vertices). We could select all of the vertex variables as state variables, Le., use the input-, gate-, and wire-state model. For some purposes, the set of state variables can be smaller; for example, a gate-state model is frequently used. For a more detailed discussion of the problem of choosing state variables see [5, 6, 7] , Assuming that the state variables are somehow selected, we now proceed to analyze the circuit using these state variables. We associate with each state vertex two distinct items: the vertex variable and its excitation function defined as follows. We start with the vertex function. We then repeatedly remove all dependencies on vertices which have not been chosen as state vertices, by using functional composition of the veitex functions.
We use a graph to show the functional dependencies among the state variables. This graph, called the network, has two sets of vertices: input excitation vertices and state vertices. There is an input excitation vertex for every external input, and a state vertex for every state variable. There is an edge from vertex i to vertex j if the excitation function of vertex j dépends 1 on the variable associated with vertex i.
In summary, our formai network model has the form:
where V is the domain, X is the set of input excitation vertices labeled Xi,..., X n , S is the set of state vertices with two sets of labels: state variable labels (si,..., s m ), and the corresponding excitation function labels (Si,..., Sm), and £ is the set of edges.
GENERAL MULTIPLE WINNER MODEL
A total state c = a • b of a network is an (n + m) -tuple of values from {0, 1}, the first n values being the input excitations, and the remaining m the variables si,..., s m . We refer to latter as (internai) state variables. 1 We use the standard notion of functional dependence: A function ƒ of n variables X\,..., x n dépends on x % if there exist two input n-tuples a -(ai,..., a,_i, a % , ai+i,..., a") and a' = (ai,..., a»-!, a£, a 1+ i,..., a n ) such that ƒ (a) # ƒ (a')- To simplify notation, in examples we write tuples without parentheses and commas; the • is used as a separator to improve readability.
In any total state c = a -6, the set of unstable state variables is
We next define a binary relation R a on the set {0, l} m of internai states of TV for a G {0, l} n : To illustrate these ideas, consider the NOR latch circuit of Figure 1 . If we use the gate-state network, the excitation functions are:
and S 2 = (X 2 + s 1 ).
The graphs of the R a relations are shown in Figure 2 . In many applications, we are only interested in the "final outcome" of a transition, and not in the intermediate states that the network may go through before the final outcome is reached. Since every graph of R a (b) is finite, every path from b must eventually reach a cycle. A cycle in the relation Each state in out appears in at least one non-transient cycle, or is reachable from a state in a non-transient cycle. Informally, a state is in the outcome if the network could be found in that state at any time arbitrarily long after the start of the transition.
TERNARY MODELS
In analyzing the behavior of asynchronous circuits, it is often convenient to work in a ternary, rather than Boolean, algebra [8, 9, 10] . We will use the two Boolean values 0 and 1, and a third value $, which represents an "uncertain value", that is neither 0 nor 1. In order to improve readability, ternary variables will be set in boldface type.
We define the "uncertainty" partial order E on {0, <&, 1} as follows: 0 E 0, 1 Ç and and no other pairs are related by E. Thus, for s, t E {0, $, 1}, the statement s E t is interpreted as s "has no more uncertainty" than t. When s Ç t, we will say that s is covered by t or that t covers s. The partial order is also extended to {0, $, l} m , for any m > 1, in the natural way: Note that any Boolean function ƒ agrées with its temary extension f when the argument t is binary. The reader can verify that the functions defined in Figure 3 are the temary extensions of the Boolean functions OR (+), AND (o) and INV (") (inversion or complement). We use the same symbols for temary extensions of AND, OR, and INV, as we do for the binary functions.
The following important property, the monotonicity property, is easily verified to hold for the ternary extension f of any Boolean function ƒ :
for all s, t G {0, $, l} m . This property is interpreted as follows: If input vector t is at least as uncertain as input vector s, then the gate output f (t) cannot be less uncertain than f (s).
ALGORITHM A
In ternary simulation we use the domain {0, $, 1}, and we replace the Boolean excitation functions by their temary extensions. To distinguish two versions of the same network, one with a binary and the other with a temary domain, we dénote them by N and N, respectively. Let N -({0,1}, Af, «S, £) be a binary network, and N = {{0, $, 1}, Af, 5, f) its temary counterpart, Proof: First, by the f act that t E lub {t, t'} for any t, t', it follows that
Second, in each step of the algorithm, at least one state variable must become <&; otherwise the algorithm terminâtes. Since there are m state variables, it follows that A cannot exceed m. D Let iV be a network in state b with inputs held constant at a. Define the set of all states reachable from b in the GMW analysis as: reach (R a (b)) -{c|W?*c}. In the following, if h > A, by s^ we mean s A .
PROPOSITION 2: The least upper bound of the set of all the states reachable in the GMW analysis of a network N is covered by the result of Algorithm
A for N, Le., lub reach (R a (b)) Cs A .
Moreover, b (R a ) c implies cÇs .
Proof: The proof of the second claim is by induction on h. 
where the inequality follows from the inductive assumption (which implies d Q t h ) and the monotonicity of S. Now, since (t /t+1 ) z is binary and covers S % {a • d), it must be equal to S t {a • d), as claimed. Now consider any non-transient cycle in out {R a {b)), Since the excitation of the i-th variable is constant throughout the cycle, the value of the variable must be constant throughout the cycle. Since the cycle is non-transient, that value must be equal to the excitation. 
DELAY-EVSENSITTVE CIRCUITS
A delay-insensitive circuit fonctions correctly independently of the sizes of the delays in its components and wires. Consequently, the vérification of such a circuit by a GMW analysis requires an input-, gate-, and wire-state network model. In this section we show that our new ternary simulation can be a powerful tooi for proving that certain behaviors cannot be realized delay-insensitively.
Traditionally [11, 12, 15, 21] , asynchronous circuits have been operated in fundamental mode, in which the environment is allowed to change the circuit inputs only if the circuit is stable. More recent asynchronous design techniques use the input/output mode of opération [2, 3, 17, 22] . In this mode, the environment does not have to wait until the circuit has stabilized completely; a new input can be applied as soon as the circuit has given an appropriate output response. The analysis of circuits operated in the input/output mode requires the more gênerai form of ternary simulation developed in this paper. The work below follows closely the ideas of [3] . Lemma 1 is a generalization of the result of [3] , where a more restricted définition of input/ouput mode-realization was used along with the original version of Algorithm A.
In order to show that certain behaviors cannot be implemented delayinsensitively by gate circuits, we first prove that a particular very simple behavior, called Ai, cannot be implemented. We then use réduction techniques to show that several common behaviors, like that of the C-ELEMENT [19] and the set-reset latch, cannot be implemented.
The behavior Ai is defined as follows. It has one input X and one output 0, and it is operated in the input/output mode. The initial "input/output state" of the behavior is X * O = 0 • 0, and this state is stable, in the sense that the output will not change unless the input changes. Once the input has changed, the behavior reaches the state 1-0; this state is unstable, because the output should (eventually) change to 1, resulting in state 1-1. As soon as the output has changed, the environment is allowed to change the input back to 0. However, the behavior should not change the output again, ie., it must remain in state 0-1. (The output should not change again.) We now show that no such delay-insensitive design exists.
LEMMA 1: The behavior A\ does not have a delay-insensitive input/outputmode realization,
Proof: We show that, if a network N with initial state q\ that is a delay-insensitive input/output-mode realization of Ai existed, then we could construct a network N that would have contradictory properties.
Consider the network N derived from N as shown in Figure 4 . Notice that a delay element is introduced for the input as well as every wire. Since, by assumption, network N also contains a delay element for each wire, we have an input-, gate-and wire-state network model for N. Let s r dénote the vector of internai state variables of N, except for the output variable which is denoted by O.
The initial state of N is X -xss'O = X • xsis 2 s 3 Xs / 0 = 0 • 1100060. Consider now any RQ-séquence. Note that, by conditions Pi and Pi, the output O of N will not change before X changes to 1. Note also that, eventually, x, s\ 9 53, and X will change because the input delay is unstable. In fact, every ^0 -séquence starting in 0 • 1100060 can lead to any state of the form OOOlldO, where d is reachable form c in N by an i?o-sequence. Because of Property P2, all such states must be unstable. By P3, N eventually reaches a state 1 • el, for some vector e. Thus we must have an RQ -séquence OOOlldO ->* OOOllel. From P 4 and P 5 it now follows that O cannot change any more, even if X becomes 0 again; this has to hold for all possible values that s' may reach. Thus, the s'-component of the state of N becomes irrelevant, and we replace it by # from now on. After O becomes 1, we have the foliowing i?o -séquence:
OOOllel -> 00111#l -> 00101#l -> 00100#L
In the last state, the variables x, si, S2, $3> X' and O are stable and will not become unstable again. It follows that the outcome of the GMW analysis of N started in state 0 • 1100060, always yields states of the form 0 • 00100#l, Ï>., h e out (jRo, 1100060) implies the O component of h is 1.
Consequently, even in the présence of arbitrary input, gate and wire delays, the final outcome of the transition yields 0 = 1. Note that, in the analysis above, N is operated in input/output mode.
Next we show that ternary simulation of N contradicts the conclusion reached above. By Property Pi, as long as the input X of N is 0, the excitation of the output delay must be 0. Hence the output delay is initially stable. Algorithm A produces the following séquence: 0-1100060^0-where the # indicates that we don't know the values of the s' portion of the state. Trivially, 1100060 RQ 1100060, and we have shown above that 1100060 #o OOOllel, Le. 9 both 1100060 and OOOllel are reachable from 1100060 (in zero or more steps). Consequently, the output O can take the values 0 and 1 in the GMW analysis of the network. By Proposition 2, Algorithm A must produce O = $. Subsequently, 52 becomes $, and the final resuit of Algorithm A has the form 0 • $$$$$t$ for some vector t of ternary values.
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FigureS. -Behavior of C-ELEMENT
Applying Algorithm B to state 0 • $$$$$t$, we find that it terminâtes in the third step with state 0 • 00$$$t$. Consequently, Algorithm B predicts
{0}
FigureS. -Behavior of C-ELEMENT
that O has the value $. But then, by Theorem 2, there exists a state in the outcome of the GMW analysis where O = 0. This contradicts the GMW analysis above. Therefore, the network N with the postulated properties cannot exist, and we have proved that behavior Ai does not have a delay-insensitive gate realization operated in the input/output mode. D Using Lemma 1 we use the arguments of [3] to show that the behavior of the C-ELEMENT -a basic component of delay-insensitive design -does not have a delay-insensitive realization in input/output mode. The behavior of the C-ELEMENT, with inputs X\ and X^ and output O, is shown in Figure 5 , where the entries within the nodes consist of input, internai, and output state. Whenever the two inputs agrée, the output should take on their common value. When the inputs disagree, the output should retain its current value. The C-ELEMENT has the sub-behavior:
If we ignore the input Xi and associate X2 with X, we obtain a behavior isomorphic to Ai. Thus if a delay-insensitive implementation of a C-ELEMENT operated in input/output mode existed, then so would a delay-insensitive implementation of behavior Ai operated in input/output mode. In view of Lemma 1, the C-ELEMENT cannot be realized by a delay-insensitive gate circuit. For additional results concerning delay-insensitive realizations see [3, 7] , We conclude this section with a sketch of a proof that it is impossible to construct a delay-insensitive gate circuit that would act as an arbiter. This result was proved by [1] in a totally different formalism. A primitive arbiter has two inputs X\ and X2. A 1 on either input represents a request for a shared resource. The outputs O\ and O2 represent grants for use of the resource. The essential fonction in the arbitration process is to ensure that, when X\ and X2 are both 1, only one of them can be served. The arbiter can grant the resource to X\ by setting O\ -1, O% ~ 0, or to X2 by setting O\ = 0, 0% -1. The arbiter is not allo wed to always give préférence to one of its inputs but must, in fact, implement the "criticaT race above. In view of Theorem 2, ternary simulation for this situation must yield O\ -Ö2 = $. By Corollary 1, however, it is possible for O\ and O% to oscillate under suitable delay assumptions. Clearly such a behavior is not allowed for an arbiter. Consequently, no delay-insensitive gate circuit can realize an arbiter. For additional details the reader is referred to [7] .
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A. PROOFS OF MAIN RESULTS
Let N and N be input-, gate-, and wire-state networks as in Theorem 1. We require some notation for refening to the fan-in and fan-out vertices of a given gate vertex iina network. Let the set of its fan-in vertices be 
If j is an input delay or gate vertex, then
For the next two properties, let j be a wire vertex in thefan-out set of vertex i and in the fan-in set of vertex k (i = k is possible).
3. [3] [4] 1994 from the induction hypothesis, it follows that bR* a s h + l and Property 1 holds. Secondly, by construction, s^+ 1 = s^ for every input delay and gate vertex and the only gate and input delay vertices that are changed in going from ë h+l to 5 h+1 are those that change to $ at step h + 1 in Algorithm A; hence it follows from the induction hypothesis that Property 2 holds for every gate and input delay vertex in s^+ 1 .
Now, consider any wire vertex j which is in the fan-out set of vertex i and in the fan-in set of vertex k and for which s^+ 1 = è&. If s^+ 1 = sâ nd s^+ 1 = s^ then, by the construction, sf +1 = sf and s^+ l = s^. Thus, by the induction hypothesis, Property 3 holds for j. On the other hand, if i e C^+ 1 , the construction of s ft+1 ensures that every wire vertex in the fan-out set of gate i will be unstable, since we simultaneously set its output to its current excitation and change its input. Hence, Property 3 holds in this case too. Finally, if s^+ 1 = b% but s^+ 1 = $, it follows immediately that h must be 0 and that the circuit was started in a state in which wire vertex j was unstable, Le., bj -Sj (a -b), Since neither i nor k is in C 1 , it follows that s] = s® = bi and that s 1 --s^ = bj. Since the excitation of wire vertex j is completely determined by the value on gate or input delay vertex i, it follows that wire vertex j will remain unstable in total state a • s h+1 and Property 3 holds. Proof: If sƒ = bj, the result follows trivially. So assume sj 1 = $. If j is an input delay or gate vertex, then the result follows immediately from Lemma 2, Property 2. So assume j is a wire vertex between vertices i and fc, Le., (i, j) e £ and (j, k) G S. If vertex j is unstable in the total state a • 6, then we can reach a state in which Sj = 6j. Hence, assume wire vertex j is stable in state a • 6. The excitation of wire vertex j is completely determined by the value on vertex i\ thus Sj (a • s) = &i for every 5 G {0, l} m such that Si -bi. Assume vertex j changes to $ at step r in Algorithm A. This implies that vertex i must have changed to $ in step r -1, and thus S 4 = <J>. By Property 2 of Lemma 2, this implies that we can reach a state s G {0, l} m such that s» = 6j. This means that 5j (a • s) = bj\ thus we can reach a state 5 in which ëj = bj. D
The proofs of the results below follow closely the gênerai pattern used in [4] . The main différence is that in [4] Algorithm B was applied to a gate-state network, whereas here we apply it to an input-, gate-, and wire-state network.
Given the result t B of Algorithm B, if t? = <3>, we say that vertex j is indefinite; otherwise it is definite. Note that every input delay vertex is definite since we assume that the inputs to the circuit are always binary. Let V dénote the set of definite vertices and J the set of indefinite vertices.
Assuming there is at least one indefinite vertex j (Le., Algorithm B does not yield a binary result), there must be some other vertex i G a J which is also indefinite. Otherwise, all inputs to vertex j would be binary and its excitation could not be <&. Since the network N is finite, we must have at least one cycle of indefinite vertices; such a cycle will be called indefinite. Note that, since we are using an input-, gate-, and wire-state network -thus every loop in the network is of length at least two -there must be at least one gate vertex and one wire vertex in every indefinite cycle.
Eventually we want to show that, if the result of Algorithm B contains at least one $, there exists a non-transient cycle of length ^ 2 (Le., an oscillation) in the graph of the relation R a for N such that all indefinite vertices "take part" in the oscillation, Le., each vertex variable takes on both values 0 and 1 in the cycle. Furthermore, that cycle is reachable from the initial state of N. Proof: It is sufficient to prove the claim for each indefinite simple cycle, where a cycle is simple if it has no repeated vertices except for the first and the last vertex in the cycle. Let C be an arbitrary indefinite simple cycle in N. Note that C contains only gâte and wire vertices, since no input delay vertex can be indefinite. A gâte vertex i in C is said to be terminating if no other gâte vertex in C becomes 4> in Algorithm A after vertex i. Clearly, there must be at least one terminating vertex in C. Assume vertex i is terminating in C and that it became $ at step r of Algorithm A. Since i is in C, one of the wire vertices in /3 % must be the successor vertex to i in C; assume this is vertex j. We now claim that j is unstable in t B . Note first that since i and j are indefinite vertices, le., tf = tf = $ by Property III of Lemma 3, we can conclude that tf = s f and tf = s ƒ. Furthermore, since j is a wire vertex, its excitation is completely determined by the value on gâte vertex i. Thus, if j is unstable in s A , then it is also unstable in t B . Finally, since i is terminating, it follows that ^ > 7^ for every other gâte vertex in C. In particular, if j G a k (k -i is possible), then 7i ^ 7^-By Lemma 2 Property 4 it follows that sf = Sj (a-s A ). D
The proof now proceeds as follows. Starting with a state 5 G {0, l} m we first exhibit a séquence of states where r is the number of indefinite gâte vertices, and, for 0 ^ k < r, exactly k indefinite gâte vertices in s k have values complementary to those in s, and the other indefinite gâte vertices are the same as in s. Note that we do not say anything about the indefinite wire vertices. For convenience, we will say that k indefinite vertices have been "marked" in this way. By repeating this process of marking (Le., complementing) all of the indefinite gâte vertices, we show the existence of an oscillation involving all the indefinite gâte vertices. We then show that every indefinite wire vertex also oscillâtes in the constructed cycle. 
G can be obtained from the network graph by retaining only the indefinite vertices and those edges between indefinite vertices that are in the fanout set of vertices that are stable in a • s. G has two important properties: i. there is no path from a marked vertex to an unmarked vertex, and ii. there is no cycle in G. Both properties follow from the construction of G and the assumptions in the lemma. Now consider a reverse path in G. Start at some unmarked gate vertex k E V' and traverse G backwards. From (ii) and the fact that G is finite, it follows that a reverse path in G started at vertex k must stop at some vertex, say j. Note that j must be a gate vertex, and, by (i), must be unmarked. Furthermore, since each indefinite gate vertex has at least one indefinite wire vertex in its fan-in set, it follows that all indefinite wire vertices in a J must be unstable; otherwise the reverse path would not have stopped at j. D 
